| L1 | Introduction. Intrinsic Semiconductors, Bond Structure, Holes and Electrons; ni(T). Dopants - Donors and Acceptors. no and po in Extrinsic (Doped). Sic: Thermal Equilibrium, Detailed Balance, nopo Product; no, po Given NA, ND (PDF) |
| L2 | Uniform Excitations: Uniform Electric Field and Drift (Review from Rec. 2). Uniform Optical Injection. Low Level Injection. Minority Carrier Lifetimes. Homogeneous Solution (PDF) |
| L3 | Non-uniform Injection and/or Doping. Diffusion. Continuity/Conservation. The Five Basic Equations
The Five Basic Equations (PDF)
Comments on Photoconductive Detectors (PDF)
Solving the Five Basic Equations (PDF) |
| L4 | Linearization and Decoupling of 5 Basic Equations in Flow Problem Regime: Quasineutrality, Debye Length, LDx, and Dielectric Relaxation Time, tD; Minority Carrier Flow by Diffusion. Diffusion Equation(s) for n': General Solutions; Boundary Conditions; Procedure to find n, p, Je, Jh, Ex having n' (PDF) |
| L5 | Non-uniformly Doped Material in Thermal Equilibrium. Electrostatic Potential (Using Einstein Relation); Poisson equation. no(x), po(x), F(x) when Doping Varies Slowly; Quasi-neutral Approximation; Extrinsic Debye Length, LDx. Begin Abrupt p-n Junction (PDF) |
| L6 | Abrupt p-n Junction in Thermal Equilibrium; the Depletion Approximation. Expressions for W, xn, xp, Epk, Fb. Extension of Model to Biased Junctions: Argue can Replace Fb by (Fb - vA) if Charge Due to Currents Can be Neglected and All vA Appears across Junction (PDF) |
| L7 | Forward Biased Abrupt p-n Junction. Carrier Equilibrium with/across Space Charge Layer; Current Flow. Derivation of I-V Expression. Plots of Carrier Populatioins through Forward and Reverse Biased Short Base p-n Diodes (Emphasize Injection is into Lightly Doped Side) (PDF) |
| L8 | Review Diodes Current, and QN Region Excess Charge Stores and Diffusion Capacitance; Introduce BJT Structure, and Bipolar Junction Transistor (BJT) Operating Principles; Derive Currents for npn BJT in Forward Active Region; Introduce Base and Emitter Defects (PDF) |
| L9 | Superposition, Ebers-Moll Model for npn. Expressions for a and ß. Large Signal BJT Characteristics and Models: Regions of Operation; Approximate Model Valid in Forward Active Region. ß-model. Discussion of Limitations of Model and Extremes of Operation; Non-ideal Elements (PDF) |
| L10 | Other Junction Devices (a Disguised Quiz Review): LEDs, Illuminated p-n Diodes; Superposition Solar Cells and Photodiodes (PDF - 2.2 MB) |
| L11 | MOS Structures. Discussion of Accumulation, Depletion, Inversion. Application of Depletion Approximation to MOS Capacitor to Relate Channel Charges to Gate Voltage. Flat Band Voltage; Threshold Voltage (PDF)
Two last comments on LEDs and Photodiodes (PDF) |
| L12 | Gradual Channel Approximation for MOSFET i-v Characteristics; Quadratic Approx. Discussion of Pinch-off. Regions of Operation (PDF)
MOSFET Drain Current Modeling (PDF)
The Gradual Channel Approximation for the MOSFET (PDF) |
| L13 | Summary of Static Large Signal BJT and MOSFET Models. Enhancements: Base Width/Channel Length Modulation (Early Effects); Charge Stores (diffusion and Depletion Stores in BJTs and MOSFETs) (PDF) |
| L14 | Incremental Models for BJT (Hybrid-p) and MOSFET. npn vs. pnp; n-channel vs. p-channel; go, Early Voltage; Capacitances. Importance of Stable Bias Point (PDF) |
| L15 | Basic Inverters as Building Blocks for Digital Logic, Memory; Performance Critieria. Begin MOS Logic; Inverter Options; Why CMOS (PDF)
Inverter Analysis and Design (PDF)
Inverter Switching Transient Analysis (PDF) |
| L16 | CMOS in All its Glory: Comparison of Various Loads in Logic Context - Logic Swing, Speed, Power, Manufacturablity. Memory Cells (PDF)
CMOS Gate Delays (PDF) |
| L17 | Begin Transistor Amplifiers; Common-source as Example. Performance Metrics: Voltage, Current, and Power Gains; Input and Output Resistances. Concept of Mid-band Frequency Range (PDF) |
| L18 | Basic Single Transistor Amplifier Stages. Common-base/-Gate and Emitter-/Source-Follower Amplifier Stages. Degenerate-Emitter/-Source Stages; Analysis and Features. Two-port Models (PDF) |
| L19 | Differential Amplifiers: Large Signal Analysis and Transfer Characteristics; Incremental Analysis and Half-circuit Analysis Techniques (PDF) |
| L20 | Complete General Differential Amplifiers. Current-source Biasing Circuits. Achieving Maximum Gain while Staying in Forward Active Region: Resistor Loads, Non-linear Loads (PDF) |
| L21 | Active Loads: Lee Load; Current Mirror Loads; Double- to Single-ended Output Conversion. Multi-stage Amplifiers; Issues of Bias, Loading, Stage Choice. Applications and Advantages of CMOS (PDF) |
| L22 | Bounding Mid-band; Methods of Open- and of Short-circuit Time Constants in High Frequency Analysis of Multi-stage Amplifiers. High Frequency Gain of Common-emitter/-Source Stage; Miller Capacitance (PDF)
General Thevenin Resistance View (PDF)
Small Signal Models of the MOSFET Transistor (PDF) Courtesy of Michael Perrott |
| L23 | A Look at the a Commercial Op-amp Design (741); Use to Discuss Some Special Stages (Darlington, Cascode, Push-Pull, etc.) Use of Capacitor to Stabilize Circuit. Expand upon Cascode as Important Multi-transistor Stage: Large Output Resistance, Excellent High Frequency Performance (PDF)
The Marvelous CASCODE (PDF) |
| L24 | Intrinsic Limits to High Frequency Performance of MOSFETs and BJTs: wa, wß, wt. Limits of Quasi-static Approx. (PDF) |
| L25 | CMOS Gate Delay and Power Estimates; Relation to Device Dimensions. Scaling Rules. Example of Scaling: 386/486/Pentium (PDF)
CMOS Gate Delays, Power, and Scaling (PDF) |
| L26 | Overview of the IC Industry, Analog and Digital. Review of Course and Suggestions for Follow-on Subjects (PDF) |